SPRS645F – AUGUST 2010 – REVISED OCTOBER 2013
5.7.1.3
Reset Pin (RESET)
The device can receive an external reset signal on the RESET pin. As specified above in Section 5.7.1.2 ,
Main Power-On Reset , the RESET pin is combined with the internal POWERGOOD signal, that is
generated by the MAIN POR, via an AND-gate. The output of the AND gate provides the hardware reset
to the chip. The RESET pin may be tied high and the MAIN POR can provide the hardware reset in case
DSP_LDO is enabled (DSP_LDO_EN = 0), but an external hardware reset must be provided via the
RESET pin when the DSP_LDO is disabled (DSP_LDO_EN = 1).
Once the hardware reset is applied, the system clock generator is enabled and the DSP starts the boot
sequence. For more information on the boot sequence, see Section 3.4 , Boot Sequence .
5.7.2
Pin Behavior at Reset
During normal operation, pins are controlled by the respective peripheral selected in the External Bus
Selection Register (EBSR) register. During power-on reset and reset, the behavior of the output pins
changes and is categorized as follows:
?
?
?
?
?
?
?
?
High Group: EM_CS4, EM_CS5, EM_CS2, EM_CS3, EM_DQM0, EM_DQM1, EM_OE, EM_WE,
LCD_RS/SPI_CS3, EM_SDCAS, EM_SDRAS
Low Group: LCD_EN_RDB/SPI_CLK, EM_R/W, MMC0_CLK/I2S0_CLK/GP[0],
MMC1_CLK/I2S1_CLK/GP[6], EM_SDCLK
Z Group: EM_D[15:0], EMU[1:0], SCL, SDA, LCD_D[0]/SPI_RX, LCD_D[1]/SPI_TX,
LCD_D[10]/I2S2_RX/GP[20]/SPI_RX, LCD_D[11]/I2S2_DX/GP[27]/SPI_TX,
LCD_D[12]/I2S2_RTS/GP[28]/I2S3_CLK, LCD_D[13]/I2S2_CTS/GP[29]/I2S3_RS,
LCD_D[14]/I2S2_RXD/GP[30]/I2S3_RX, LCD_D[15]/I2S2_TXD/GP[31]/I2S3_DX, LCD_D[2]/GP[12],
LCD_D[3]/GP[13], LCD_D[4]/GP[14], LCD_D[5]/GP[15], LCD_D[6]/GP[16], LCD_D[7]/GP[17],
LCD_D[8]/I2S2_CLK/GP[18]/SPI_CLK,LCD_D[9]/I2S2_FS/GP[19]/SPI_CS0, RTC_CLKOUT,
MMC0_CMD/I2S0_FS/GP[1], MMC0_D0/I2S0_DX/GP[2], MMC0_D1/I2S0_RX/GP[3],
MMC0_D2/GP[4], MMC0_D3/GP[5], MMC1_CMD/I2S1_FS/GP[7], MMC1_D0/2S1_DX/GP[8],
MMC1_D1/I2S1_RX/GP[9], MMC1_D2/GP[10], MMC1_D3/GP[11], TDO, WAKEUP
CLKOUT Group: CLKOUT, LCD_CS1_E1/SPI_CS1
SYNCH 0 → 1 Group: LCD_CS0_E0/SPI_CS0, LCD_RW_WRB/SPI_CS2, EM_SDCKE
SYNCH 1 → 0 Group: EM_CS0, EM_CS1
SYNCH X → 1 Group: EM_BA[1:0], XF
SYNCH X → 0 Group: EM_A[20:0]
84
Peripheral Information and Electrical Specifications
Product Folder Links: TMS320C5515
Copyright ? 2010–2013, Texas Instruments Incorporated
相关PDF资料
TMDXEXP1808L KIT EXPERIMENTER FOR AM180X
TO263-3EV-VREG BOARD EVAL TO220-3/TO263-3 VREG
TO263-5EV-VREG EVAL BOARD VREG TO220-5/TO263-5
TOOLSTICK-EK KIT TOOL EVAL SYS IN A USB STICK
TPS23757EVM EVALUATION MODULE FOR TPS23757
TPS62230EVM-370 EVAL MODULE FOR TPS62230-370
TRAVELCUBE SURGE SUP 1OUT W/RJ11 DIRECTPLUG
TRAVELER100BT SURGE SUP 2OUT W/RJ11 DIRECTPLUG
相关代理商/技术参数
TMDXEVM5515 制造商:Texas Instruments 功能描述:TMS320C5515 DSP Evaluation Module
TMDXEVM642 制造商:Texas Instruments 功能描述:Tools Development kit For Use
TMDXEVM6424 功能描述:开发板和工具包 - TMS320 C6424 DSP Eval Mod RoHS:否 制造商:Texas Instruments 产品:Experimenter Kits 工具用于评估:F2802x 核心:TMS320 接口类型:UART, USB 工作电源电压:
TMDXEVM6446 制造商:Rochester Electronics LLC 功能描述:DAVINCI EVM BUNDLE W/O EMULATOR - Bulk 制造商:Texas Instruments 功能描述:DAVINCI EVM BUNDLE W/O EMULATOR - Bulk
TMDXEVM6446T 制造商:Texas Instruments 功能描述:DM6446 DIGITAL VIDEO EVALUATION MODULE - Boxed Product (Development Kits)
TMDXEVM6446TS 制造商:Texas Instruments 功能描述:DM6446 DIGITAL VIDEO EVALUATION MODULE - Trays
TMDXEVM6452 功能描述:开发板和工具包 - TMS320 C6452 EVM Evaluation Module RoHS:否 制造商:Texas Instruments 产品:Experimenter Kits 工具用于评估:F2802x 核心:TMS320 接口类型:UART, USB 工作电源电压:
TMDXEVM6455 功能描述:开发板和工具包 - TMS320 C6455 Evaluation Module RoHS:否 制造商:Texas Instruments 产品:Experimenter Kits 工具用于评估:F2802x 核心:TMS320 接口类型:UART, USB 工作电源电压: